无法从文档中提取型号,请重试

Update your browser

Your browser (Internet Explorer) is out of date.

Update your browser for more security, comfort and the best experience for this site.

首页 > 电子元器件选型 > 驱动程序和接口 > 总线终端器

LP2998QMRX/NOPB

加入BOM

LP2998QMRX/NOPB
已加入BOM:

Texas Instruments

DDR Termination Regulator for Automotive Applications 8-SO PowerPAD -40 to 125

市场均价:
¥36.0542
市场总库存:
-
生命周期状态: Active
技术详情
价格 & 库存
替代料

参考设计

(6)
TIDA-00275 Automotive Cluster Wide Vin Power Supply Design | TI.com
TIDA-00275: This TI reference design is an automotive cluster wide Vin power supply solution that includes a wide Vin buck converter with an integrated LDO. Also includes a highly efficient synchronous step-down, dc-dc converter. Along with a linear regulator designed to meet JEDEC SSTL-2 and JEDEC SSTL-18 specifications for DDR termination. This cluster power solution is optimized for the mid-end cluster market with the entire solution supporting 6.0V-40V system capabilities that can withstand start stop, and load dump conditions. The front end buck converter (TPS65320-Q1) is capable of supporting 4.5V cold crank conditions.
Automotive Cluster Wide Vin Power Supply Design
TIDA-00275: This TI reference design is an automotive cluster wide Vin power supply solution that includes a wide Vin buck converter with an integrated LDO. Also includes a highly efficient synchronous step-down, dc-dc converter. Along with a linear regulator designed to meet JEDEC SSTL-2 and JEDEC SSTL-18 specifications for DDR termination. This cluster power solution is optimized for the mid-end cluster market with the entire solution supporting 6.0V-40V system capabilities that can withstand start stop, and load dump conditions. The front end buck converter (TPS65320-Q1) is capable of supporting 4.5V cold crank conditions.
Automotive ADAS Power Design Optimized for Xilinx® Zynq® 7010 SoC
TIDA-00389: The TIDA-00389 design is an optimized power solution for Xilinx® Zynq® 7010 FPGA/SoC (out of the Zynq® 7000 series family of products). It targets ADAS applications where customers opt to use FPGA instead of Multicore DSP or MPU. This design runs from a single intermediate 3.3V or 5V power supply rail and provides a complete solution to power the Xilinx® Zynq® 7010. DDR memory termination and a 5V supply for a CAN Transceiver are also implemented. A LM3880 provides power up and power down sequencing. The design is tested and optimized for automotive applications.
TIDA-00390 Automotive ADAS Power Design Optimized for Xilinx® Zynq® 7020 SoC | TI.com
TIDA-00390: The TIDA-00390 design is an optimized power solution for Xilinx® Zynq® 7020 FPGA/SoC (out of the Zynq® 7000 series family of products). It targets ADAS applications where customers opt to use FPGA instead of Multicore DSP or MPU. This design runs from a single intermediate 3.3V or 5V power supply rail and provides a complete solution to power the Xilinx® Zynq® 7020. DDR memory termination and a 5V supply for a CAN Transceiver are also implemented. A LM3880 provides power up and power down sequencing. The design is tested and optimized for automotive applications.
Automotive ADAS Power Design Optimized for Xilinx® Zynq® 7020 SoC
TIDA-00390: The TIDA-00390 design is an optimized power solution for Xilinx® Zynq® 7020 FPGA/SoC (out of the Zynq® 7000 series family of products). It targets ADAS applications where customers opt to use FPGA instead of Multicore DSP or MPU. This design runs from a single intermediate 3.3V or 5V power supply rail and provides a complete solution to power the Xilinx® Zynq® 7020. DDR memory termination and a 5V supply for a CAN Transceiver are also implemented. A LM3880 provides power up and power down sequencing. The design is tested and optimized for automotive applications.
TIDA-00389 Automotive ADAS Power Design Optimized for Xilinx® Zynq® 7010 SoC | TI.com
TIDA-00389: The TIDA-00389 design is an optimized power solution for Xilinx® Zynq® 7010 FPGA/SoC (out of the Zynq® 7000 series family of products). It targets ADAS applications where customers opt to use FPGA instead of Multicore DSP or MPU. This design runs from a single intermediate 3.3V or 5V power supply rail and provides a complete solution to power the Xilinx® Zynq® 7010. DDR memory termination and a 5V supply for a CAN Transceiver are also implemented. A LM3880 provides power up and power down sequencing. The design is tested and optimized for automotive applications.
显示更多价格 & 库存吗?

价格走势

库存走势

No Data Available
显示更多替代料吗?
新建BOM